

### **General Description**

The MAX15002 is a dual-output, pulse-width-modulated (PWM), step-down DC-DC controller with tracking and sequencing options. The device operates over the input voltage range of 5.5V to 23V or 5V ±10%. Each PWM controller provides an adjustable output down to 0.6V and delivers at least 15A of load current with excellent load and line regulation. The MAX15002 is optimized for highperformance, small-size power management solutions.

The options of Coincident Tracking, Ratiometric Tracking, and Output Sequencing allow the tailoring of the power-up/power-down sequence depending on the system requirements. Each of the MAX15002 PWM sections utilizes a voltage-mode control scheme with external compensation, allowing for good noise immunity and maximum flexibility with a wide selection of inductor values and capacitor types. Each PWM section operates at the same, fixed switching frequency that is programmable from 200kHz to 2.2MHz and can be synchronized to an external clock signal using the SYNC input. Each converter operating at up to 2.2MHz with 180° out-of-phase, increases the input capacitor ripple frequency up to 4.4MHz, thereby significantly reducing the RMS input ripple current and the size of the input bypass capacitor requirement.

The MAX15002 includes internal undervoltage lockout with hysteresis, digital soft-start/soft-stop for glitch-free power-up and power-down of the converter. The poweron reset (RESET) with an adjustable timeout period monitors both outputs and provides a RESET signal to the processor when both outputs are within regulation. Protection features include lossless valley-mode current limit and hiccup mode output short-circuit protection.

The MAX15002 is available in a space-saving, 6mm x 6mm, 40-pin TQFN-EP package and is specified for operation over the -40°C to +125°C automotive temperature range. See the MAX15003 data sheet for a triple version of the MAX15002.

#### **Applications**

PCI Express® Host Bus Adapter Power Supplies Networking/Server Power Supplies Point-of-Load DC-DC Converters

#### **Features**

- ♦ 5.5V to 23V or 5V ±10% Input Voltage Range
- **♦ Dual-Output Synchronous Buck Controller**
- ♦ Selectable In-Phase or 180° Out-of-Phase Operation
- ♦ Output Voltages Adjustable from 0.6V to 0.85VIN
- ♦ Lossless Valley-Mode Current Sensing or **Accurate Valley Current Sensing Using RSENSE**
- **♦** External Compensation for Maximum Flexibility
- ♦ Digital Soft-Start and Soft-Stop
- **♦** Sequencing or Coincident/Ratiometric V<sub>OUT</sub> **Tracking**
- **♦ Individual PGOOD Outputs**
- **♦ RESET Output with a Programmable Timeout Period**
- **♦ 200kHz to 2.2MHz Programmable Switching** Frequency
- **♦** External Frequency Synchronization
- **♦ Hiccup Mode Short-Circuit Protection**
- ♦ Space-Saving (6mm x 6mm) 40-Pin TQFN **Package**

### **Ordering Information**

PART	TEMP RANGE	PIN- PACKAGE	PKG CODE	
MAX15002ATL+	-40°C to +125°C	40 TQFN-EP* (6mm x 6mm)	T4066-3	

<sup>+</sup>Denotes a lead-free package.

Pin Configuration appears at end of data sheet.

PCI Express is a registered trademark of PCI-SIG Corp.

<sup>\*</sup>EP = Exposed pad.

#### **ABSOLUTE MAXIMUM RATINGS**

IN, LX , CSN to SGND	0.3V to +30V
BST_ to SGND	0.3V to +30V
BST_ to LX	0.3V to +6V
REG, DREG_, SYNC, EN_, RT, CT,	
RESET, PHASE, SEL to SGND	
ILIM_, PGOOD_, FB_, COMP_, CS	
DL_ to PGND	
DH_ to LX	
PGND_ to SGND, PGND_ to Any Ot	her PGND0.3V to +0.3V

absolute maximum rating conditions for extended periods may affect device reliability.

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
40-Pin TQFN (derate 37mW/°C above +70°C)	2963mW*
θJA	27°C/W
θJc	1.4°C/W
Operating Junction Temperature Range	
Maximum Junction Temperature	+150°C
Storage Temperature Range	
Lead Temperature (soldering, 10s)	+300°C
*As per JEDEC51 standard (multilayer board).	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN}=5.5V \text{ to } 23V \text{ or } V_{IN}=V_{REG}=4.5V \text{ to } 5.5V, V_{DREG}=V_{REG}, V_{PGND}=V_{SYNC}=V_{PHASE}=V_{SEL}=0V, C_{REG}=2.2\mu\text{F}, R_{RT}=100\text{k}\Omega, C_{CT}=0.1\mu\text{F}, R_{ILIM}=60\text{k}\Omega, T_{A}=T_{J}=-40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}, unless otherwise noted. Typical values are at <math>V_{IN}=12V$ ,  $T_{A}=T_{J}=+25^{\circ}\text{C}.)$  (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SYSTEM SPECIFICATIONS	•					
land the Malka and Danasa			5.5		23.0	V
Input-Voltage Range	VIN	V <sub>IN</sub> = V <sub>REG</sub> = V <sub>DREG</sub> (Note 2)	4.5		5.5	V
Input Undervoltage Lockout Threshold	V <sub>UVLO</sub>	V <sub>IN</sub> rising	3.95	4.05	4.15	V
Input Undervoltage Lockout Hysteresis				0.35		V
Operating Supply Current		V <sub>IN</sub> = 12V, V <sub>FB</sub> = 0.8V		4.3	6.0	mA
Shutdown Supply Current		V <sub>IN</sub> = 12V, EN_ = 0V, PGOOD_ unconnected		150	300	μΑ
REG VOLTAGE REGULATOR						
Output-Voltage Setpoint	V <sub>REG</sub>	$V_{IN} = 5.5V \text{ to } 23V$	4.9		5.2	V
Load Regulation		I <sub>REG</sub> = 0 to 120mA, V <sub>IN</sub> = 12V			0.2	V
DIGITAL SOFT-START/SOFT-ST	OP					
Soft-Start/Soft-Stop Duration				2048		Clocks
Reference Voltage Steps				64		Steps
ERROR TRANSCONDUCTANCE	AMPLIFIER					
FB_, TRACK_ Input Bias Current			-250		+250	nA
FB_ Voltage Setpoint	\/	$T_A = T_J = 0$ °C to +85°C	0.593	0.600	0.605	V
FB_ Voltage Setpolit	V <sub>FB</sub>	$T_A = T_J = -40^{\circ}C \text{ to } +125^{\circ}C$	0.590	0.600	0.608	V
FB_ to COMP_ Transconductance				2.1		mS
COMP_ Output Swing			0.75		3.50	V
Open-Loop Gain				80		dB
Unity-Gain Bandwidth				10		MHz

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN}=5.5V\ to\ 23V\ or\ V_{IN}=V_{REG}=4.5V\ to\ 5.5V,\ V_{DREG}=V_{REG},\ V_{PGND}=V_{SYNC}=V_{PHASE}=V_{SEL}=0V,\ C_{REG}=2.2\mu F,\ R_{RT}=100k\Omega,\ C_{CT}=0.1\mu F,\ R_{ILIM}=60k\Omega,\ T_{A}=T_{J}=-40^{\circ}C\ to\ +125^{\circ}C,\ unless\ otherwise\ noted.$  Typical values are at  $V_{IN}=12V,\ T_{A}=T_{J}=+25^{\circ}C.$ ) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DRIVERS			•			
DL_, DH_ Break-Before-Make Time		C <sub>LOAD</sub> = 5nF		20		ns
DH1 On-Resistance		Low, sinking 100mA		0.9		0
DHT On-Resistance		High, sourcing 100mA		1.3		Ω
DI IO On Desistance		Low, sinking 100mA		0.9		0
DH2 On-Resistance		High, sourcing 100mA		1.3		Ω
DI 1 On Desistance		Low, sinking 100mA		0.9		
DL1 On-Resistance		High, sourcing 100mA		1.3		Ω
DI 0 On Braintain		Low, sinking 100mA		0.9		0
DL2 On-Resistance		High, sourcing 100mA		1.3		Ω
LX_ to PGND_ On-Resistance		Sinking 10mA		8		Ω
CURRENT-LIMIT AND HICCUP M	ODE					
Cycle-By-Cycle Valley Current- Limit Adjustment Range	V <sub>CL</sub>	V <sub>CL</sub> = V <sub>ILIM</sub> /10	50		300	mV
Cycle-By-Cycle Valley Current-		V <sub>ILIM</sub> _ = 0.5V	44		54	ma\/
Limit Threshold Tolerance		V <sub>ILIM</sub> _ = 3V	288		312	mV
ILIM_ Reference Current		$V_{ILIM} = 0 \text{ to } 3V, T_A = T_J = +25^{\circ}C$		20		μΑ
ILIM_ Reference Current Temperature Coefficient				3333		ppm/°C
CSP_, CSN_ Input Bias Current		V <sub>CSP</sub> _ = 0V, V <sub>CSN</sub> _ = -0.3V	-20		+20	μΑ
Number of Cumulative Current- Limit Events to Hiccup	N <sub>CL</sub>			8		
Number of Consecutive Non- Current-Limit Cycles to Clear N <sub>CL</sub>	NCLR			3		
Hiccup Timeout				4096		Clock periods
ENABLE/PHASE/SEL						
EN1 Threshold	V <sub>EN-TH</sub>	EN1 rising	1.19	1.215	1.24	V
EN1 Threshold Hysteresis				0.12		V
EN1 Input Bias Current			-1		+1	μΑ
PHASE Input High			2			V
PHASE Input Low					0.8	V
PHASE Input Bias Current			-1		+1	μΑ
SEL Threshold					20	%V <sub>REG</sub>
SEL Input Bias Current			-1		+1	μΑ

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN}=5.5V\ to\ 23V\ or\ V_{IN}=V_{REG}=4.5V\ to\ 5.5V,\ V_{DREG}=V_{REG},\ V_{PGND}=V_{SYNC}=V_{PHASE}=V_{SEL}=0V,\ C_{REG}=2.2\mu F,\ R_{RT}=100k\Omega,\ C_{CT}=0.1\mu F,\ R_{ILIM}=60k\Omega,\ T_A=T_J=-40^{\circ}C$  to +125°C, unless otherwise noted. Typical values are at  $V_{IN}=12V,\ T_A=T_J=+25^{\circ}C.$ ) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
PGOOD, RESET OUTPUTS						
FB_ for PGOOD Threshold		FB_ falling	0.54	0.555	0.57	V
RESET, PGOOD_ Output Low Level		Sinking 3mA			0.1	V
RESET, PGOOD_ Leakage			-1		+1	μΑ
CT Charging Current			1.8	2	2.2	μΑ
CT Output Low		Sinking 3mA			0.1	V
OT Thursday I fam DEOFT Dalay		CT rising	1.8		2.6	
CT Threshold for RESET Delay		CT falling		1.2		V
OSCILLATOR						
Switching Frequency Range (Each Converter)	fsw	$V_{SYNC} = 0V$ , $f_{SW} = 1.5 \times 10^{11}/R_{RT} + 2k$	200		2200	kHz
Switching Frequency Accuracy		f <sub>SW</sub> ≤ 1500kHz	-5		+5	0/
(Each Converter)		f <sub>SW</sub> > 1500kHz	-7		+7	%
Phone Deley		V <sub>PHASE</sub> = 0V (DH1 rising to DH2 rising)		180		degrees
Phase Delay		VPHASE = VREG (DH1 rising to DH2 rising)		0		degrees
RT Voltage	V <sub>RT</sub>	$40$ k $\Omega$ < R <sub>RT</sub> < $500$ k $\Omega$		2		V
Minimum Controllable On-Time	ton(MIN)			75		ns
Minimum Off-Time	toff(MIN)			150		ns
SYNC High-Level Voltage			2			V
SYNC Low-Level Voltage					0.8	V
SYNC Internal Pulldown Resistor			50	100	200	kΩ
SYNC Frequency Range		(Note 3)	0.4		4.6	MHz
SYNC Minimum On-Time				30		ns
SYNC Minimum Off-Time				30		ns
PWM Ramp Amplitude (Peak-Peak)				2		V
PWM Ramp Valley				1		V


Note 1: 100% production tested at  $T_A = T_J = +25^{\circ}C$  and  $T_A = T_J = +125^{\circ}C$ . Limits at other temperatures are guaranteed by design.

Note 2: For 5V applications, connect REG directly to IN.

Note 3: The switching frequency is 1/2 of the SYNC frequency.


### **Typical Operating Characteristics**


 $(V_{IN} = 12V, referenced to Figure 8, T_A = T_J = +25$ °C, unless otherwise noted.)





### Typical Operating Characteristics (continued)


 $(V_{IN} = 12V, referenced to Figure 8, T_A = T_J = +25$ °C, unless otherwise noted.)





















### Typical Operating Characteristics (continued)

 $(V_{IN} = 12V, referenced to Figure 8, T_A = T_J = +25^{\circ}C, unless otherwise noted.)$ 




20ms/div

1ms/div


### Typical Operating Characteristics (continued)

 $(V_{IN} = 12V, referenced to Figure 8, T_A = T_J = +25^{\circ}C, unless otherwise noted.)$ 


### CONVERTER 1 SHORT-CIRCUIT CONDITION (HICCUP MODE)




#### 180° OUT-OF-PHASE OPERATION




#### **IN-PHASE OPERATION**




#### **BREAK-BEFORE-MAKE TIMING**



### LOAD-TRANSIENT RESPONSE



### LOAD-TRANSIENT RESPONSE




### Pin Description

PIN	NAME	FUNCTION
1	REG	5V Regulator Output. Bypass with a 2.2μF ceramic capacitor to SGND.
2	SEL	Track/Sequence Select Input. At startup, connect SEL to REG to configure as a dual tracker or connect SEL to SGND to configure as a dual sequencer. <b>Note:</b> When configured as a dual sequencer, each rail is independently controlled by EN
3	PGND1	Controller 1 Power-Ground Connection. Connect the input filter capacitor's negative terminal, the source of the synchronous MOSFET, and the output filter capacitor's return to PGND1. Connect externally to SGND at a single point near the input capacitor return terminal.
4	DL1	Controller 1 Low-Side Gate Driver Output. DL1 is the gate driver output for the synchronous MOSFET.
5	DREG1	Controller 1 Low-Side Gate Driver Supply. Connect externally to REG and the anode of the boost diode. Connect a minimum of 0.1µF ceramic capacitor from DREG1 to PGND1.
6	LX1	Controller 1 High-Side MOSFET Source Connection/Synchronous MOSFET Drain Connection. Connect the inductor and the negative side of the boost capacitor to LX1.
7	DH1	Controller 1 High-Side Gate Driver Output. DH1 drives the gate of the high-side MOSFET.
8	BST1	Controller 1 High-Side Gate Driver Supply. Connect BST1 to the cathode of the boost diode and to the positive terminal of the boost capacitor.
9	CSN1	Controller 1 Negative Current-Sense Input. Connect CSN1 to the synchronous MOSFET drain (connected to LX1). When using a current-sense resistor, connect CSN1 to the junction of a low-side MOSFET's source and the current-sense resistor. See Figure 10.
10	CSP1	Controller 1 Positive Current-Sense Input. Connect CSP1 to the synchronous MOSFET source (connected to PGND1). When using a current-sense resistor, connect CSP1 to the PGND1 end of the current-sense resistor.
11	ILIM1	Controller 1 Valley Current-Limit Set Output. Connect a $25k\Omega$ to $150k\Omega$ resistor, $R_{ILIM1}$ , from ILIM1 to SGND to program the valley current-limit threshold from $50mV$ to $300mV$ . ILIM1 sources $20\mu A$ out to $R_{ILIM1}$ . The resulting voltage divided by 10 is the valley current-limit threshold. When using a precision current-sense resistor, connect a resistive divider from REG to ILIM1 to SGND to set the valley current limit. See Figure 10.
12	COMP1	Controller1 Error Transconductance Amplifier Output. Connect COMP1 to the compensation feedback network.
13	EN1	Controller 1 Enable Input. EN1 must be above 1.24V, V <sub>EN-TH</sub> , for the PWM controller to start Output 1. Controller 1 is the master. Use the master as the highest output voltage in a coincident tracking configuration.
14	FB1	Controller 1 Feedback Regulation Point. Connect to the center tap of a resistive divider from the converter output to SGND to set the output voltage. The FB1 voltage regulates to VFB (0.6V).
15	PGOOD1	Controller 1 Power-Good Output. Open-drain PGOOD1 output goes high impedance (releases) when FB1 is above 0.925 x V <sub>FB</sub> (0.555V).
16	PGND2	Controller 2 Power Ground Connection. Connect the input filter capacitor's negative terminal, the source of the synchronous MOSFET, and the output filter capacitor's return to PGND2. Connect externally to SGND at a single point near the input capacitor return terminal.
17	DL2	Controller 2 Low-Side Gate Driver Output. DL2 is the gate driver output for the synchronous MOSFET.
18	DREG2	Controller 2 Low-Side Gate Driver Supply. Connect externally to REG and the anode of the boost diode. Connect a minimum of a 0.1µF ceramic capacitor from DREG2 to PGND2.
19	LX2	Controller 2 High-Side MOSFET Source Connection/Synchronous MOSFET Drain Connection. Connect the inductor and the negative side of the boost capacitor to LX2.


### Pin Description (continued)

PIN	NAME	FUNCTION
20	DH2	Controller 2 High-Side Gate Driver Output. DH2 drives the gate of the high-side MOSFET.
21	BST2	Controller 2 High-Side Gate Driver Supply. Connect BST2 to the cathode of the boost diode and to the positive terminal of the boost capacitor.
22	CSN2	Controller 2 Negative Current-Sense Input. Connect CSN2 to the synchronous MOSFET drain (connected to LX2). When using a current-sense resistor, connect CSN2 to the junction of the low-side MOSFET's source and the current-sense resistor. See Figure 10.
23	CSP2	Controller 2 Positive Current-Sense Input. Connect CSP2 to the synchronous MOSFET source (connected to PGND2). When using a current-sense resistor, connect CSP2 to the PGND2 end of the current-sense resistor.
24	ILIM2	Controller 2 Valley Current-Limit Set Output. Connect a $25k\Omega$ to $150k\Omega$ resistor, $R_{ILIM2}$ , from ILIM2 to SGND to program the valley current-limit threshold from 50mV to 300mV. ILIM2 sources $20\mu$ A out to $R_{ILIM2}$ . The resulting voltage divided by 10 is the valley current-limit threshold. When using a precision current-sense resistor, connect a resistive divider from REG to ILIM2 to SGND to set the valley current limit. See Figure 10.
25	COMP2	Controller 2 Error Transconductance Amplifier Output. Connect COMP2 to the compensation feedback network.
26	EN/TRACK2	Controller 2 Enable/Tracking Input. See Figure 2. When sequencing, EN/TRACK2 must be above 1.24V for the PWM controller 2 to start. Coincident tracking—connect the same resistive divider used for FB2, from Output 1 to EN/TRACK2 to SGND. Ratiometric tracking—connect EN/TRACK2 to analog ground.
27	FB2	Controller 2 Feedback Regulation Point. Connect to the center tap of a resistive divider from the converter output to SGND to set the output voltage. The FB2 voltage regulates to $V_{FB}$ (0.6V).
28	PGOOD2	Controller 2 Power-Good Output. Open-drain PGOOD2 output goes high impedance (releases) when FB2 is above 0.925 x VFB (0.555V).
29–33	N.C.	No Connection. Not internally connected.
34	SYNC	Synchronization Input. Drive with a frequency at least 20% higher than two times the frequency programmed using the RT pin. The switching frequency is 1/2 the SYNC frequency. Connect SYNC to SGND when not used.
35	SGND	Analog Ground Connection. Connect SGND and PGND_ together at one point near the input bypass capacitor return terminal.
36	RT	Oscillator Timing Resistor Connection. Connect a $750k\Omega$ to $68k\Omega$ resistor from RT to SGND to program the switching frequency from 200kHz to 2.2MHz.
37	PHASE	Phase Select Input. Connect PHASE to SGND for 180° out-of-phase operation between the controllers. Connect to REG for in phase operation.
38	RESET	RESET Output. Open-drain RESET output releases after all PGOODs are released and timeout programmed by CT finishes.
39	СТ	RESET Timeout Capacitor Connection. Connect a timing capacitor from CT to analog ground to set the RESET delay. CT sources 2µA into the timing capacitor. When the voltage at CT passes 2V, open-drain RESET goes high impedance.
40	IN	Supply Input Connection. Connect to an external voltage source from 5.5V to 23V. For 4.5V to 5.5V input application, connect IN and REG together.
_	EP	Exposed Pad. Solder the exposed pad to a large SGND plane.

### **Functional Diagrams**



### **Functional Diagrams (continued)**



### **Detailed Description**

The MAX15002 is a dual-output, pulse-width-modulated (PWM), step-down, DC-DC controller with tracking and sequencing options. The device operates over the input voltage range of 5.5V to 23V or 5V  $\pm 10\%$ . Each PWM controller provides an adjustable output down to 0.6V and delivers at least 15A of load current with excellent load and line regulation.

Each of the MAX15002 PWM sections utilizes a voltage-mode control scheme for good noise immunity and offers external compensation allowing for maximum flexibility with a wide selection of inductor values and capacitor types. The device operates at a fixed switching frequency that is programmable from 200kHz to 2.2MHz and can be synchronized to an external clock signal using the SYNC input. Each converter, operating at up to 2.2MHz with 180° out-of-phase, increases the input capacitor ripple frequency up to 4.4MHz, reducing the RMS input ripple current and the size of the input bypass capacitor requirement significantly.

The MAX15002 provides Coincident Tracking, Ratiometric Tracking, and Sequencing. This allows tailoring of the power-up/power-down sequence depending on the system requirements.

The MAX15002 features lossless valley-mode current-limit protection by monitoring the voltage drop across the synchronous MOSFET's on-resistance to sense the inductor current. The MAX15002's internal current source exhibits a positive temperature coefficient to help compensate for the MOSFET's temperature coefficient. Use an external voltage-divider when a more precise current limit is desired. This divider along with a precision shunt resistor allows for more accurate current limit.

The MAX15002 includes internal undervoltage lockout with hysteresis, digital soft-start/soft-stop for glitch-free power-up and power-down of the converter. The power-on reset (RESET) with adjustable timeout period monitors both outputs and provides a RESET signal to the processor indicating when the outputs are within regulation. Protection features include lossless valley-mode current limit and hiccup mode output short-circuit protection.

\_\_ /N/XI/N

#### Internal Undervoltage Lockout (UVLO)

V<sub>IN</sub> must exceed the default UVLO threshold before any operation can commence. The UVLO circuitry keeps the MOSFET drivers, oscillator, and all the internal circuitry shut down to reduce current consumption. The UVLO rising threshold is 4.05V with 350mV hysteresis.

#### **Digital Soft-Start/Soft-Stop**

The MAX15002 soft-start feature allows the load voltage to ramp up in a controlled manner, eliminating output-voltage overshoot. Soft-start begins after V<sub>IN</sub> exceeds the undervoltage lockout threshold and the enable input is above 1.24V. The soft-start circuitry gradually ramps up the reference voltage. This controls the rate of rise of the output voltage and reduces input surge currents during startup. The soft-start duration is 2048 clock cycles. The output voltage is incremented through 64 equal steps. The output reaches regulation when soft-start is completed, regardless of output capacitance and load.

Soft-stop commences when the enable input falls below 1.12V. The soft-stop circuitry ramps down the reference voltage controlling the output voltage rate of fall. The output voltage is decremented through 64 equal steps in 2048 clock cycles.

#### **Internal Linear Regulator (REG)**

REG is the output terminal of a 5V LDO powered from IN which provides power to the IC. Connect REG externally to DREG to provide power for the low-side MOSFET gate driver. Bypass REG to SGND with a minimum 2.2µF ceramic capacitor. Place the capacitor physically close to the MAX15002 to provide good bypassing. REG is intended for powering only the internal circuitry and should not be used to supply power to external loads.

REG can source up to 120mA. This current, IREG, includes quiescent current (IQ) and gate drive current (IDREG):

$$IREG = IQ + [fSW \times \Sigma(QGHS_ + QGLS_)]$$

where  $Q_{GHS}$  +  $Q_{GLS}$  is the total gate charge of each of the respective high- and low-side external MOSFETs at  $V_{GATE}$  = 5V. fsw is the switching frequency of the converter and  $I_Q$  is the quiescent current of the device at the switching frequency.

#### **MOSFET Gate Drivers**

DREG\_ is the supply input for the low-side MOSFET driver. Connect DREG\_ to REG externally. Everytime the low-side MOSFET switches on, high peak current is drawn from DREG for a short amount of time. Adding

an RC filter ( $1\Omega$  to  $3.3\Omega$  and  $2.2\mu\text{F}//0.1\mu\text{F}$  ceramic capacitors are typical) from REG to DREG\_ filters out high-peak currents. Alternatively, DREG can be connected to an external source ( $V_{DREG-EXT}$ ). Note that the DREG voltage should be high enough to fully enhance the low-side MOSFET. To avoid partial enhancing of the MOSFETs, use the  $V_{DREG-EXT}$  to set the UVLO externally using EN1.

BST\_ supplies the power for the high-side MOSFET drivers. Connect the bootstrap diode from BST\_ to DREG\_ (anode at DREG\_ and cathode at BST\_). Connect a bootstrap 0.1µF or higher ceramic capacitor between BST\_ and LX\_. Though not always necessary, it may be useful to insert a small resistor  $(4.7\Omega\ to\ 22\Omega)$  in series with the BST\_ pin and the cathode of the bootstrap diode for additional noise immunity.

The high-side (DH\_) and low-side (DL\_) drivers drive the gates of the external n-channel MOSFETs. The drivers' 2A peak source- and sink-current capability provides ample drive for the fast rise and fall times of the switching MOSFETs. Faster rise and fall times result in reduced switching losses.

The gate driver circuitry also provides a break-beforemake time (20ns typ) to prevent shoot-through currents during transition.

#### Oscillator/Synchronization Input/Phase Staggering (RT, SYNC, PHASE)

Use an external resistor at RT to program the MAX15002 switching frequency from 200kHz to 2.2MHz. Choose the appropriate resistor at RT to calculate the desired output switching frequency (fsw):

$$f_{SW}(Hz) = 1.5 \times 10^{11}/(R_{RT} + 2000)\Omega$$

Connect an external clock at SYNC for external clock synchronization. A rising clock edge on SYNC is interpreted as a synchronization input. If the SYNC signal is lost, the internal oscillator takes control of the switching rate, returning the switching frequency to that set by RRT. This maintains output regulation even with intermittent SYNC signals. For proper synchronization, the external frequency must be at least 20% higher than twice the frequency programmed through the RT input. The switching frequency is 1/2 the SYNC frequency. Connect SYNC to SGND when not used.

Connect PHASE to SGND for 180° out-of-phase operation between the controllers. Connect PHASE to REG for in-phase operation.

## Coincident/Ratiometric Tracking (SEL, EN/TRACK2)

The enable/tracking input in conjunction with digital soft-start and soft-stop provides coincident/ratiometric tracking. See Figure 1. Track an output voltage by connecting a resistive divider from the output being tracked to the enable/tracking input. For example, for Vout2 to coincidentally track Vout1, connect the same resistive divider used for FB2, from OUT1 to EN/TRACK2 to SGND. See Figure 2 and the Coincident Startup and Coincident Shutdown graphs in the *Typical Operating Characteristics*.

Track ratiometrically by connecting EN/TRACK2 to SGND. This synchonizes the soft-start and soft-stop of all the controllers' references, and hence their respective output voltages will track ratiometrically. See Figure 2 and the Ratiometric Startup and Ratiometric Shutdown graphs in the *Typical Operating Characteristics*.

Connect SEL to REG to configure as a dual tracker.

When the MAX15002 converter is configured as a tracker, the output short-circuit fault situations at master or slave output is handled carefully so that either the master or slave output does not stay on when the other output is shorted to the ground. When the slave is shorted and enters in hiccup mode, the master will softstop. When the master is shorted and the part enters in hiccup mode, the slave will ratiometrically soft-stop. Coming out of the hiccup, all outputs will soft-start coincidently or ratiometrically depending on their initial configuration. See the Typical Operating Characteristics for the output behaviour during the fault conditions. During the thermal shutdown or power-off, when the input falls below its UVLO, the output voltages fall down at the rate depending on the respective output capacitor and load. See Figure 1.

## Output-Voltage Sequencing (SEL, EN/TRACK2, PGOOD)

Referring to Figure 1c, when sequencing, the enable/tracking input must be above 1.24V for each PWM controller to start. The PGOOD\_ outputs and EN/TRACK2 inputs can be daisy-chained to generate power sequencing. Open-drain PGOOD\_ outputs go high impedance when FB\_ is above the PGOOD\_ threshold (555mV typ).




Figure 1. Graphical Representation of Coincident Tracking, Ratiometric Tracking, and PGOOD Sequencing

Connect the power-good output to the enable/tracking input to set when the other controller will start. See Figure 2. Connect SEL to SGND to configure as a dual sequencer.




Figure 2. Ratiometric Tracking, Coincident Tracking, PGOOD Sequencing Configurations

#### **Error Amplifier**

The output of the internal error transconductance amplifier (COMP\_) is provided for frequency compensation (see the *Compensation Design Guidelines* section). The inverting input is FB\_ and the output COMP\_. The error transamplifier has an 80dB open-loop gain and a 10MHz GBW product.

## Output Short-Circuit Protection (Hiccup Mode)

The current-limit circuit employs a valley current-limiting algorithm that either uses a shunt or the synchronous MOSFET's on-resistance as the current-sensing element. Once the high-side MOSFET turns off, the voltage across the current-sensing element is monitored. If this voltage does not exceed the current-limit threshold,

the high-side MOSFET turns on normally at the start of the next cycle. If the voltage exceeds the current-limit threshold just before the beginning of a new PWM cycle, the controller skips that cycle. During severe overload or short-circuit conditions, the switching frequency of the device appears to decrease because the on-time of the low-side MOSFET extends beyond a clock cycle.

If the current-limit threshold is exceeded for more than eight cumulative clock cycles (N<sub>CL</sub>), the device shuts down (both DH and DL are pulled low) for 4096 clock cycles (hiccup timeout) and then restarts with a soft-start sequence. If three consecutive cycles pass without a current-limit event, the count of NCL is cleared (see Figure 3). Hiccup mode protects against a continuous output short circuit.




Figure 3. Hiccup-Mode Block Diagram

## PWM Controller \_Design Procedures

#### **Setting the Switching Frequency**

Connect a 750k $\Omega$  to 68k $\Omega$  resistor from RT to SGND to program the switching frequency from 200kHz to 2.2MHz. Calculate the switching frequency using the following equation:

$$f_{SW}(Hz) = 1.5 \times 10^{11}/(R_{RT} + 2000)\Omega$$

Higher frequencies allow designs with lower inductor values and less output capacitance. Consequently, peak currents and I<sup>2</sup>R losses are lower at higher switching frequencies, but core losses, gate-charge currents, and switching losses increase.

### **Effective Input Voltage Range**

Although the MAX15002 converters can operate from input supplies ranging from 5.5V to 23V, the input voltage range can be effectively limited by the MAX15002 duty-cycle limitations for a given output voltage. The maximum input voltage is limited by the minimum ontime  $(t_{ON(MIN)})$ :

$$V_{IN(MAX)} \leq \frac{V_{OUT}}{t_{ON(MIN)} \times f_{SW}}$$

where ton(MIN) is 75ns.

The minimum input voltage is limited by the maximum duty cycle and is calculated using the following equation:

$$V_{IN(MIN)} \ge \frac{V_{OUT}}{1 - (t_{OFF(MIN)} \times f_{SW})}$$

where toff(MIN) typically is equal to 150ns.

#### **Inductor Selection**

Three key inductor parameters must be specified for operation with the MAX15002: inductance value (L), peak inductor current (IPEAK), and inductor saturation current (ISAT). The minimum required inductance is a function of operating frequency, input-to-output voltage differential, and the peak-to-peak inductor current  $(\Delta I_{P-P})$ . Higher  $\Delta I_{P-P}$  allows for a lower inductor value. A lower inductance value minimizes size and cost and improves large-signal and transient response. However, efficiency is reduced due to higher peak currents and higher peak-to-peak output voltage ripple for the same output capacitor. A higher inductance increases efficiency by reducing the ripple current, however resistive losses due to extra wire turns can exceed the benefit gained from lower ripple current levels especially when the inductance is increased without also allowing for larger inductor dimensions. A good rule of thumb is to choose  $\Delta I_{P-P}$  equal to 30% of the full load current. Calculate the inductance using the following equation:

$$L = \frac{V_{OUT}(V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_{P-P}}$$

VIN and VOUT are typical values so that efficiency is optimum for typical conditions. The switching frequency is programmable between 200kHz and 2.2MHz (see Oscillator/Synchronization Input/Phase Staggering (RT, SYNC, PHASE) section). The peak-to-peak inductor current, which reflects the peak-to-peak output ripple, is worst at the maximum input voltage. See the Output Capacitor Selection section to verify that the worst-case output current ripple is acceptable. The inductor saturation current (ISAT) is also important to avoid runaway current during continuous output short-circuit conditions. Select an inductor with an ISAT specification higher than the maximum peak current.

#### **Input Capacitor Selection**

The discontinuous input current of the buck converter causes large input ripple currents and therefore the input capacitor must be carefully chosen to withstand the input ripple current and keep the input voltage ripple within design requirements. The 180° ripple phase operation increases the frequency of the input capacitor ripple current to twice the individual converter switching frequency. When using ripple phasing, the worst-case input capacitor ripple current is when the one converter with the highest output current is on.

The input voltage ripple is comprised of  $\Delta V_Q$  (caused by the capacitor discharge) and  $\Delta V_{ESR}$  (caused by the ESR of the input capacitor). The total voltage ripple is the sum of  $\Delta V_Q$  and  $\Delta V_{ESR}$  that peaks at the end of the on-cycle. Calculate the input capacitance and ESR required for a specified ripple using the following equations:

$$ESR = \frac{\Delta V_{ESR}}{\left(I_{LOAD(MAX)} + \frac{\Delta I_{P-P}}{2}\right)}$$

$$C_{IN} = \frac{I_{LOAD(MAX)} \times \left(\frac{V_{OUT}}{V_{IN}}\right)}{\Delta V_{Q} \times f_{SW}}$$

where:

$$\Delta I_{P-P} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN} \times f_{SW} \times L}$$

 $I_{LOAD(MAX)}$  is the maximum output current,  $\Delta I_{P-P}$  is the peak-to-peak inductor current, and  $f_{SW}$  is the switching frequency.

For the condition with only one converter on, calculate the input ripple current using the following equation:

$$I_{CIN(RMS)} = I_{LOAD\_MAX} \times \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{IN}}$$

The MAX15002 includes UVLO hysteresis to avoid possible unintentional chattering during turn-on. Use additional bulk capacitance if the input source impedance is high. At lower input voltage, additional input capacitance helps avoid possible undershoot below the undervoltage lockout threshold during transient loading.

#### **Output Capacitor Selection**

The allowed output voltage ripple and the maximum deviation of the output voltage during load steps determine the required output capacitance and its ESR. The

output ripple is mainly composed of  $\Delta V_Q$  (caused by the capacitor discharge) and  $\Delta V_{ESR}$  (caused by the voltage drop across the equivalent series resistance of the output capacitor). The equations for calculating the output capacitance and its ESR are:

$$C_{OUT} = \frac{\Delta |_{P-P}}{8 \times \Delta V_{Q} \times f_{SW}}$$

$$ESR = \frac{2 \times \Delta V_{ESR}}{\Delta |_{P-P}}$$

 $\Delta V_{\rm ESR}$  and  $\Delta V_{\rm Q}$  are not directly additive because they are out of phase from each other. If using ceramic capacitors, which generally have low ESR,  $\Delta V_{\rm Q}$  dominates. If using electrolytic capacitors,  $\Delta V_{\rm ESR}$  dominates.

The allowable deviation of the output voltage during fast load transients also affects the output capacitance, its ESR, and its equivalent series inductance (ESL). The output capacitor supplies the load current during a load step until the controller responds with a greater duty cycle. The response time (tresponse) depends on the gain bandwidth of the converter (see the Compensation Design Guidelines section). The resistive drop across the output capacitor's ESR, the drop across the capacitor's ESL, and the capacitor discharge cause a voltage droop during the load-step (ISTEP). Use a combination of low-ESR tantalum/aluminum electrolyte and ceramic capacitors for better load-transient and voltage-ripple performance. Nonleaded capacitors and capacitors in parallel help reduce the ESL. Keep the maximum output voltage deviation below the tolerable limits of the electronics being powered.

Use the following equations to calculate the required ESR, ESL, and capacitance value during a load step:

$$\begin{aligned} \text{ESR} &= \frac{\Delta V_{ESR}}{|_{STEP}} \\ \text{C}_{OUT} &= \frac{|_{STEP} \times t_{RESPONSE}}{\Delta V_{Q}} \\ \text{ESL} &= \frac{\Delta V_{ESL} \times t_{STEP}}{|_{STEP}} \end{aligned}$$

where ISTEP is the load step, tSTEP is the rise time of the load step, and tRESPONSE is the response time of the controller.

#### **Setting the Current Limit**

Connect a  $25k\Omega$  to  $150k\Omega$  resistor, R<sub>ILIM</sub>, from ILIM to SGND to program the valley current-limit threshold (V<sub>CL</sub>) from 50mV to 300mV. ILIM sources 20µA out to R<sub>ILIM</sub>. The resulting voltage divided by 10 is the valley current-limit threshold.

The MAX15002 uses a valley current-sense method for current limiting. The voltage drop across the low-side MOSFET due to its on-resistance is used to sense the inductor current. The voltage drop (VVALLEY) across the low-side MOSFET at the valley point and at ILOAD is:

$$V_{VALLEY} = R_{DS(ON)} \times \left(I_{LOAD} - \frac{\Delta I_{P-P}}{2}\right)$$

RDS(ON) is the on-resistance of the low-side MOSFET,  $I_{LOAD}$  is the rated load current, and  $\Delta I_{P-P}$  is the peak-to-peak inductor current.

The RDS(ON) of the MOSFET varies with temperature. Calculate the RDS(ON) of the MOSFET at its operating junction temperature at full load using the MOSFET datasheet. To compensate for this temperature variation, the 20 $\mu$ A ILIM reference current has a temperature coefficient of 3333ppm/°C. This allows the valley current-limit threshold (V<sub>CL</sub>) to track and partially compensate for the increase in the synchronous MOSFET's RDS(ON) with increasing temperature. Use the following equation to calculate RILIM:

$$R_{ILIM} = \frac{R_{DS(ON)} \times \left(I_{CL(MAX)} - \frac{\Delta I_{P-P}}{2}\right) \times 10}{20 \times 10^{-6} \left[1 + 3.333 \times 10^{-3} \left(T - 25^{\circ}C\right)\right]}$$

where ICL(MAX) is the maximum current limit.

Figure 4 illustrates the effect of the MAX15002 ILIM reference current temperature coefficient to compensate for the variation of the MOSFET RDS(ON) over the operating junction temperature range.

#### **Power MOSFET Selection**

When choosing the MOSFETs, consider the total gate charge, R<sub>DS(ON)</sub>, power dissipation, the maximum drainto-source voltage and package thermal impedance. The product of the MOSFET gate charge and on-resistance is a figure of merit, with a lower number signifying better performance. Choose MOSFETs that are optimized for high-frequency switching applications. The average gate-drive current from the MAX15002's output is proportional to the frequency and gate charge required to drive the MOSFET. The power dissipated in the MAX15002 is proportional to the input voltage and the average drive current (see the *Power Dissipation* section).




Figure 4. Current-Limit Trip Point and V<sub>RDS(ON)</sub> vs. Temperature

#### **Compensation Design Guidelines**

The MAX15002 uses a fixed-frequency, voltage-mode control scheme that regulates the output voltage by differentially comparing the output voltage against a fixed reference. The subsequent error voltage that appears at the error amplifier output (COMP) is compared against an internal ramp voltage to generate the required duty cycle of the pulse-width modulator. A second order lowpass LC filter removes the switching harmonics and passes the DC component of the pulse-width-modulated signal to the output. The LC filter, which has an attenuation slope of -40dB/decade, introduces 180° of phase shift at frequencies above the LC resonant frequency. This phase shift, in addition to the inherent 180° of phase shift of the regulator's self-governing (negative) feedback system, poses the potential for positive feedback. The error amplifier and its associated circuitry are designed to compensate for this instability to achieve a stable closed-loop system.

The basic regulator loop consists of a power modulator (comprised of the regulator's pulse-width modulator, associated circuitry, and LC filter), an output feedback divider, and an error amplifier. The power modulator has a DC gain set by V<sub>IN</sub>/V<sub>RAMP</sub>, where V<sub>RAMP</sub>'s amplitude is typically 2V<sub>P-P</sub>. The output filter is effectively modeled as a double pole and a single zero set by the output inductance (L), the output capacitance (C<sub>OUT</sub>), the DC resistance of the inductor (DCR), and its equivalent series resistance (ESR).

\_ /VI/IXI/VI

Below are equations that define the power modulator:

$$\begin{split} G_{MOD(DC)} &= \frac{V_{IN}}{V_{RAMP}} = \frac{V_{IN}}{2V} \\ f_{LC} &= \frac{1}{2\pi\sqrt{L \times C_{OUT} \times \left(\frac{R_{OUT} + ESR}{R_{OUT} + DCR}\right)}} \approx \frac{1}{2\pi\sqrt{L \times C_{OUT}}} \\ f_{ESR} &= \frac{1}{2\pi\times ESR \times C_{OUT}} \end{split}$$

The switching frequency is programmable between 200kHz and 2.2MHz using an external resistor at RT. Typically, the crossover frequency (f<sub>CO</sub>), which is the frequency when the system's closed-loop gain is equal to unity (crosses the 0dB axis)—should be set at or below one-tenth the switching frequency (f<sub>SW</sub>/10) for stable, closed-loop response.

The MAX15002 provides an internal transconductance amplifier with its inverting input and its output available to the user for external frequency compensation. The flexibility of external compensation for each converter offers wide selection of output filtering components, especially the output capacitor. For cost-sensitive applications, use aluminum electrolytic capacitors and for space-sensitive applications, use low-ESR tantalum or multilayer ceramic chip (MLCC) capacitors at the output. The higher switching frequencies of the MAX15002 allow the use of MLCC as the primary filter capacitor(s).

First, select the passive and active power components that meet the application's output ripple, component size, and component cost requirements. Second, choose the small-signal compensation components to achieve the desired closed-loop frequency response and phase margin as outlined below.

## Closed-Loop Response and Compensation of Voltage-Mode Regulators

The power modulator's LC lowpass filter exhibits a variety of responses, depending on the value of the L and C (and their parasitics).

One such response is shown in Figure 5a. In this example, the power modulator's uncompensated crossover is approximately 1/6th the desired crossover frequency, fco. Note also, the uncompensated roll-off through the OdB plane follows the double-pole, -40dB/dec slope and approaches 180° of phase shift, indicative of a potentially unstable system. Together with the inherent 180° of phase delay in the negative feedback system, this can lead to near 360° or positive feedback—an unstable system.

The desired (compensated) roll-off follows a -20dB/dec slope (and commensurate 90° of phase shift), and, in this example, occurs at approximately 6x the uncompensated crossover frequency, f<sub>CO</sub>. In this example, a Type II compensator provides for stable closed-loop operation, leveraging the +20dB/dec slope of the capacitor's ESR zero (see Figure 5b).




Figure 5a. Power Modulator Gain and Phase Response (Large, Bulk COUT)




Figure 5b. Power Modulator (Large, Bulk COUT) and Type II Compensator Responses

The Type II compensator's mid-frequency gain (approximately 4dB shown here) is designed to compensate for the power modulator's attenuation at the desired crossover frequency,  $f_{CO}$  ( $G_{E/A} + G_{MOD} = 0dB$  at  $f_{CO}$ ). In this example, the power modulator's inherent -20dB/decade roll-off above the ESR zero ( $f_{ESR}$ ) is leveraged to extend the active regulation gain-bandwidth of the voltage regulator. As shown in Figure 5b, the net result is a 2x increase in the regulator's gain bandwidth while providing greater than 55° of phase margin (the difference between  $G_{E/A}$  and  $G_{MOD}$  respective phases at crossover,  $f_{CO}$ ).

Other filter schemes pose their own problems. For instance, when choosing high-quality filter capacitor(s), e.g., MLCCs, and inductor, with minimal parasitics, the inherent ESR zero can occur at a much higher frequency, as shown in Figure 5c.

As with the previous example, the actual gain and phase response is overlaid on the power modulator's asymptotic gain response. One readily observes the more dramatic gain and phase transition at or near the power modulator's resonant frequency, f<sub>LC</sub>, versus the gentler response of the previous example. This is due to the component's lower parasitics (OCR and ESR) and corresponding higher frequency of the inherent ESR

zero frequency. In this example, the desired crossover frequency occurs *below* the ESR zero frequency.

In this example, a compensator with an inherent midfrequency double-zero response is required to mitigate the effects of the filter's double-pole. Such is available with the Type III topology.

As demonstrated in Figure 5d, the Type III's mid-frequency double-zero gain (exhibiting a +20dB/dec slope, noting the compensator's pole at the origin) is designed to compensate for the power modulator's double-pole -40dB/decade attenuation at the desired crossover frequency, f<sub>CO</sub> (again, G<sub>E/A</sub> + G<sub>MOD</sub> = 0dB at f<sub>CO</sub>). See Figure 5d.

In the above example, the power modulator's inherent (mid-frequency) -40dB/decade roll-off is mitigated by the mid-frequency double zero's +20dB/decade gain to extend the active regulation gain-bandwidth of the voltage regulator. As shown in Figure 5d, the net result is an approximate doubling in the regulator's gain bandwidth while providing greater than 60° of phase margin (the difference between  $G_{E/A}$  and  $G_{MOD}$  respective phases at crossover,  $f_{CO}$ ).

Design procedures for both Type II and Type III compensators are shown below.




Figure 5c. Power Modulator Gain and Phase Response (High-Quality COUT)




Figure 5d. Power Modulator (High-Quality COUT) and Type III Compensator Responses

Type II: Compensation When fco > fESR




Figure 6a. Type II Compensation Network




Figure 6b. Type II Compensation Network Response

When the f<sub>CO</sub> is greater than f<sub>ESR</sub>, a Type II compensation network provides the necessary closed-loop response. The Type II compensation network provides a midband compensating zero and high-frequency pole (see Figures 6a and 6b).

RFCF provides the midband zero fMID,ZERO, and RFCCF provides the high-frequency pole fHIGH,POLE. Use the following procedure to calculate the compensation network components.

1) Calculate the fzero.esr and LC double pole, fLC:

$$f_{ESR} = \frac{1}{2\pi \times ESR \times C_{OUT}}$$
$$f_{LC} = \frac{1}{2\pi \times \sqrt{L \times C_{OUT}}}$$

2) Calculate the unity-gain crossover frequency as:

$$f_{CO} \leq \frac{f_{SW}}{10}$$

3) Determine RF from the following:

$$R_F = \frac{V_{RAMP}(2\pi \times f_{CO} \times L)V_{OUT}}{V_{OUT} \times V_{IN} \times g_{m} \times ESR}$$

**Note:** RF is derived by setting the total loop gain at crossover frequency to unity, e.g.,  $G_{EA}(f_{CO}) \times G_{M}(f_{CO}) = 1V/V$ . The transconductance error amplifier gain is  $G_{EA}(f_{CO}) = g_{M} \times R_{F}$  while the modulator gain is:

$$G_{MOD}(f_{CO}) = \frac{V_{IN}}{V_{RAMP}} \times \frac{ESR}{2\pi \times f_{CO} \times L} \times \frac{V_{FB}}{V_{OUT}}$$

The total loop gain can be expressed logarithmically as follows:

$$20log_{10}[g_{m}R_{F}] + \\ 20log_{10}\left[\frac{ESR\times V_{IN}\times V_{FB}}{(2\pi\times f_{CO}\times L)\times V_{OUT}\times V_{RAMP}}\right] = 0dB$$

where  $V_{RAMP}$  is the peak-to-peak ramp amplitude equal to 2V.

4) Place a zero at or below the LC double pole, fLC:

$$C_F = \frac{1}{2\pi \times R_F \times f_{LC}}$$

5) Place a high-frequency pole at or below fp = 0.5 x fsw:

$$C_{CF} = \frac{1}{\pi \times R_F \times f_{SW}}$$

6) Choose an appropriately sized  $R_1$  (connected from OUT\_ to FB\_, start with a  $10k\Omega$ ). Once  $R_1$  is selected, calculate  $R_2$  using the following equation:

$$R_2 = R_1 \times \frac{V_{FB}}{V_{OUT} - V_{FB}}$$

where  $V_{FR} = 0.6V$ .

#### Type III: Compensation when fco < fesh

As indicated above, the position of the output capacitor's inherent ESR zero is critical in designing an appropriate compensation network. When low-ESR ceramic output capacitors are used, the ESR zero frequency (fESR) is usually much higher than unity crossover frequency (fCO). In this case, a Type III compensation network is recommended (see Figure 7a).




Figure 7a. Type III Compensation Network




Figure 7b. Type III Compensation Network Response

As shown in Figure 7b, the Type III compensation network introduces two zeros and three poles into the control loop. The error amplifier has a low-frequency pole at the origin, two zeros, and two higher frequency poles at the following frequencies:

$$f_{Z1} = \frac{1}{2\pi \times R_F \times C_F}$$

$$f_{Z2} = \frac{1}{2\pi \times C_I \times (R_1 + R_I)}$$

Two midband zeros ( $f_{Z1}$  and  $f_{Z2}$ ) are designed to cancel the pair of complex poles introduced by the LC filter.

 $f_{P1} = at the origin (0Hz)$ 

fp1 introduces a pole at zero frequency (integrator) for nulling DC output-voltage errors.

$$f_{P2} = \frac{1}{2\pi \times R_I \times C_I}$$

Depending on the location of the ESR zero (fesh), fp2 can be used to cancel it, or to provide additional attenuation of the high-frequency output ripple.

$$f_{P3} = \frac{1}{2\pi \times R_F \times \left(C_F \parallel C_{CF}\right)} = \frac{1}{2\pi \times R_F \times \frac{C_F \times C_{CF}}{C_F + C_{CF}}}$$

fp3 attenuates the high-frequency output ripple.

The locations of the zeros and poles should be such that the phase margin peaks around fco.

Set the ratios of  $f_{CO}$ -to- $f_{Z}$  and  $f_{P}$ -to- $f_{CO}$  equal to one another, e.g.,  $\frac{f_{CO}}{f_{Z}} = \frac{f_{P}}{f_{CO}} = 5$  is a good number to get about

 $60^{\circ}$  of phase margin at f<sub>CO</sub>. Whichever technique, it is important to place the two zeros at or below the double pole to avoid the conditional stability issue.

The following procedure is recommended:

1) Select a crossover frequency, f<sub>CO</sub>, at or below onetenth the switching frequency:

$$f_{CO} \leq \frac{f_{SW}}{10}$$

2) Calculate the LC double-pole frequency, fLC:

$$f_{LC} = \frac{1}{2\pi \times \sqrt{L \times C_{OUT}}}$$

3) Select  $R_F \ge 10k\Omega$ .

4) Place compensator's first zero  $f_{Z1} = \frac{1}{2\pi \times R_F \times C_F}$  at or below the output filter's double pole, f<sub>L</sub>C, as follows:

$$C_F = \frac{1}{2\pi \times R_F \times 0.5 \times f_{LC}}$$

5) The gain of the modulator (GainMOD)—comprised of the regulator's pulse-width modulator, LC filter, feedback divider, and associated circuitry—at crossover frequency is:

$$Gain_{MOD} = 4 \times \frac{1}{(2\pi \times f_{CO})^2 \times L \times C_{OUT}}$$

The gain of the error amplifier (GainE/A) in midband frequencies is:

Gaine/A = 
$$2\pi \times f_{CO} \times C_{I} \times R_{F}$$

The total loop gain as the product of the modulator gain and the error-amplifier gain at fco should be equal to 1, as follows:

$$Gain_{MOD} \times Gain_{E/A} = 1$$

So:

$$4 \times \frac{1}{\left(2\pi \times f_{CO}\right)^{2} \times C_{OUT} \times L} \times 2\pi \times f_{CO} \times C_{I} \times R_{F} = 1$$

SolvingforC<sub>I</sub>:

$$C_{I} = \frac{\left(2\pi \times f_{CO} \times L \times C_{OUT}\right)}{4 \times R_{E}}$$

6) For those situations where f<sub>LC</sub> < f<sub>CO</sub> < f<sub>ESR</sub> < f<sub>SW</sub>/2—as with low-ESR tantalum capacitors—the compensator's second pole (f<sub>P2</sub>) should be used to cancel f<sub>ESR</sub>. This provides additional phase margin. Viewed mathematically on the system Bode plot, the loop gain plot maintains its +20dB/decade slope up to 1/2 of the switching frequency verses flattening out soon after the 0dB crossover. Then set:

If a ceramic capacitor is used, the capacitor ESR zero, fesh, is likely to be located even above one-half of the switching frequency, that is  $f_{LC} < f_{CO} < f_{SW/2} < f_{ESR}$ . In this case, the frequency of the second pole (fp2) should be placed high enough not to significantly erode the phase margin at the crossover frequency. For example, it can be set at 5 x fc0, so that its contribution to phase loss at the crossover frequency fc0 is only about 11°:

$$f_{P2} = 5 \times f_{CO}$$

Once fp2 is known, calculate RI:

$$R_{l} = \frac{1}{2\pi \times f_{P2} \times C_{l}}$$

7) Place the second zero (fz<sub>2</sub>) at 0.2 x f<sub>CO</sub> or at f<sub>LC</sub>, whichever is lower and calculate R<sub>1</sub> using the following equation:

$$R_1 = \frac{1}{2\pi \times f_{Z2} \times C_I} - R_I$$

8) Place the third pole (fp3) at 1/2 the switching frequency and calculate CCF from:

$$C_{CF} = \frac{1}{2\pi \times 0.5 \times f_{SW} \times R_{E}}$$

9) Calculate R2 as:

$$R_2 = R_1 \times \frac{V_{FB}}{V_{OUT} - V_{FB}}$$

where  $V_{FB} = 0.6V$ .

### **Typical Operating Circuits**




Figure 8. Coincident Dual Tracker with Lossless Current Sense

Typical Operating Circuits (continued)




Figure 9. Dual Sequencer with Lossless Current Sense

### Typical Operating Circuits (continued)




Figure 10. Ratiometric Dual Tracker with Accurate Valley-Mode Current Sense

26 \_\_\_\_\_\_\_/VIXI/M

### PWM Controller Applications Information

#### **Power Dissipation**

The 40-pin TQFN thermally enhanced package can dissipate up to 2.96W. Calculate power dissipation in the MAX15002 as a product of the input voltage and the total REG output current (IREG). IREG includes quiescent current (IQ) and the total gate drive current (IDREG):

$$IREG = IQ + [fSW \times (QG1 + QG2 + QG3 + QG4)]$$

where QG1 to QG4 are the total gate charge of the lowside and high-side external MOSFETs. fsw is the switching frequency of the converter and IQ is the quiescent current of the device at the switching frequency.

Use the following equation to calculate the maximum power dissipation (P<sub>DMAX</sub>) in the chip at a given ambient temperature (T<sub>A</sub>):

$$P_{DMAX} = 37 \times (150 - T_A)....mW$$

#### **PCB Layout Guidelines**

Use the following guidelines to layout the switching voltage regulator.


- 1) Place the IN, REG, and DREG\_ bypass capacitors close to the MAX15002.
- 2) Minimize the area and length of the high-current loops from the input capacitor, upper switching MOSFET, inductor, and output capacitor back to the input capacitor negative terminal.

- 3) Keep the current loop formed by the lower switching MOSFET, inductor and output capacitor short.
- 4) Keep SGND and PGND isolated and connect them at one single point close to the negative terminal of the input filter capacitor.
- 5) Run the current-sense lines CSP\_ and CSN\_ close to each other to minimize the loop area.
- 6) Avoid long traces between the REG/DREG\_ bypass capacitors, driver output of the MAX15002, MOS-FET gates, and PGND. Minimize the loop formed by the DREG\_ bypass capacitors, bootstrap diode, bootstrap capacitor, high-side driver output of the MAX15002, and upper MOSFET gates.
- Place the bank of output capacitors close to the load.
- Distribute the power components evenly across the board for proper heat dissipation.
- Provide enough copper area at and around the switching MOSFETs, and inductor to aid in thermal dissipation.
- 10) Connect the MAX15002 exposed paddle to a large copper plane to maximize its power dissipation capability. Connect the exposed paddle to SGND. Do not connect the exposed paddle to the SGND pin (pin 35) directly underneath the IC.
- 11) Use 2oz copper to keep the trace inductance and resistance to a minimum. Thin copper PCBs compromise efficiency because high currents are involved in the application. Also, thicker copper conducts heat more effectively, thereby reducing thermal impedance.

### **Pin Configuration**


\_Chip Information

PROCESS: BiCMOS



### **Package Information**

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <a href="https://www.maxim-ic.com/packages">www.maxim-ic.com/packages</a>.)



#### Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)

COMMON DIMENSIONS										
PKG.		36L 6x6			40L 6x6		48L 6x6			
SYMBOL	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80	
A1	0	0.02	0.05	0	0.02	0.05	0	-	0.05	
A2	0.20 REF.				0.20 REF.			0.20 REF.		
b	0.20	0.25	0.30	0.20	0.25	0.30	0.15	0.20	0.25	
D	5.90	6.00	6.10	5.90	6.00	6.10	5.90	6.00	6.10	
E	5.90	6.00	6.10	5.90	6.00	6.10	5.90	6.00	6.10	
е		0.50 BSC		0.50 BSC.			0.40 BSC.			
k	0.25	_	_	0.25	_	_	0.25	-	ı	
L	0.35	0.50	0.65	0.30	0.40	0.50	0.30	0.40	0.50	
N	36 40 48									
ND	9			10		12				
NE	9			10		12				
JEDEC		WJJD-1			WJJD-2			-		

EXPOSED PAD VARIATIONS							
PKG.		D2			E2		
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
T3666-2	3.60	3.70	3.80	3.60	3.70	3.80	
T3666-3	3.60	3.70	3.80	3.60	3.70	3.80	
T3666N-1	3.60	3.70	3.80	3.60	3.70	3.80	
T3666MN-1	3.60	3.70	3.80	3.60	3.70	3.80	
T4066-2	4.00	4.10	4.20	4.00	4.10	4.20	
T4066-3	4.00	4.10	4.20	4.00	4.10	4.20	
T4066-5	4.00	4.10	4.20	4.00	4.10	4.20	
T4866-1	4.40	4.50	4.60	4.40	4.50	4.60	
T4866N-1	4.40	4.50	4.60	4.40	4.50	4.60	
T4866-2	4.40	4.50	4.60	4.40	4.50	4.60	

#### NOTES

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.
- THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- ⚠ DIMENSION 6 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.25mm AND 0.30mm FROM TERMINAL TIP.
- 6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
- 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- 8 COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 9. DRAWING CONFORMS TO JEDEC MO220, EXCEPT FOR 0.4mm LEAD PITCH PACKAGE T4866-1.
- 10. WARPAGE SHALL NOT EXCEED 0.10mm.
- ⚠ MARKING IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
- 12. NUMBER OF LEADS SHOWN FOR REFERENCE ONLY.
- 13. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND PHFREE (+) PKG. CODES.

-DRAWING NOT TO SCALE-



PACKAGE DUTLINE,

36, 40, 48L THIN QFN, 6×6×0.8mm

PPROVAL | DOCUMENT CONTROL NO. | IRFV

21-0141

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.